

67017 U.S. P.



09/02/97



PTO/sb/xx (6-95)

Approved for use through OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

0002/PTO

U.S. Department of Commerce
Patent and Trademark Office

COMPLETE IF KNOWN

FEE TRANSMITTAL

Application Number	To be assigned
Filing Date	2 September 1997
First Named Inventor	Geun-Woo Park
Group Art Unit	To be assigned
Examiner Name	To be assigned

TOTAL AMOUNT OF PAYMENT

\$770.00

Attorney Docket Number

P54766

METHOD OF PAYMENT (check one)

1. ☐ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Account Number: 02-4943

Deposit Account Name:

☒ Charge any additional fee required under 37 CFR 1.16 and 1.17

☐ Charge the issue Fee set in 37 CFR 1.18 at the mailing of the Notice of Allowance. 37 CFR 1.311 (b).

2. ☒ Payment enclosed:☒ Checks #21242☐ Money order☐ Other

FEE CALCULATION

1. Filing FEE

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee(s)	Fee Code	Fee(s)		
101	770	201	375	Utility filing	\$ 770.00
106	310	206	155	Design filing fee	\$
107	510	207	255	Plant filing Fee	\$
106	750	206	375	Reissue filing fee	\$
SUBTOTAL (1) \$					770.00

ADDITIONAL FEES

Large Entity

2. CLAIMS

Fee from below

Total Claims 7independent claims: 2

Multiple Dependent claims: _____

Large Entity		Small Entity		Fee Description	Fee Paid
Fee Code	Fee(s)	Fee Code	Fee(s)		
102	78	202	39	Independent claim \$	
				In excess of three	
103	22	203	11	Claim s in excess of 20 \$	
104	250	204	125	Multiple dependent claims	
109	78	209	39	Reissue independent claims	
				over original patent	
110	22	210	11	Reissue claims in excess of 20	
				and over original patent	
SUBTOTAL \$					

submitted by: Robert E. Bushnell, Esq. (Payor No. 008-439)

Complete (is applicable)

Typed or Printed Name	Robert E. Bushnell			Reg. No.	27,774
Signature		Date	September 2, 1997	Deposit Account User ID	

REB/kt

TITLE

**DISPLAY DEVICE WITH POWER
INTERRUPTION DELAY FUNCTION**

CLAIM OF PRIORITY

This application makes reference to, incorporates the same herein, and claims all benefits accruing under 35 U.S.C §119 from an application entitled *Display Apparatus With Power Interruption Delay Function* earlier filed in the Korean Industrial Property Office on 30 August 1996, and there duly assigned Serial No. 96-37143 by that Office.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates in general to a display device employing a cathode ray tube, and more particularly to a display device with a power interruption delay function, in which a power interruption delay charging circuit is provided to prevent a horizontal output transistor from being damaged due to an instantaneous surge current generated when power supply is resumed under the condition that a high voltage charged on a horizontal deflection coil and an S-correction capacitor is not sufficiently discharged after power interruption.

Description of the Prior Art

Generally, a horizontal deflection circuit is supplied with power from a power supply circuit and controlled in operation by a microcomputer. Such a horizontal deflection circuit is an essential component of a display device.

1 Generally, in a display device a power supply circuit is adapted to convert commercial
2 alternating current (AC) input power into direct current (DC) power to supply desired voltages to
3 the horizontal deflection circuit and a control unit incorporating a microcomputer. The
4 microcomputer is adapted to control the operations of the horizontal deflection circuit and the power
5 supply circuit. The horizontal deflection circuit is adapted to horizontally deflect electron beams
6 emitted from a cathode ray tube. An exemplary horizontal deflection circuit may include a pulse
7 width modulation (PWM) controller for generating a PWM signal under the control of the
8 microcomputer, a current amplifier for amplifying current in response to the PWM signal from the
9 PWM controller, a horizontal/vertical (H/V) processor for driving a horizontal driver under the
10 control of the microcomputer, an H/V processor constant voltage circuit for supplying a constant
11 voltage to the H/V processor to drive it, and a horizontal output circuit for supplying current to a
12 horizontal deflection coil and an S-correction capacitor in response to output signals from the current
13 amplifier and horizontal driver.

14 The operation of the horizontal deflection circuit of the exemplary display device with the
15 above-mentioned construction will hereinafter be described.

16 When the display device is powered on, the PWM controller is operated under the control
17 of the microcomputer to output the PWM signal to the current amplifier and a high voltage from the
18 high voltage source is transferred to the horizontal deflection coil and the S-correction capacitor.

19 Under the above condition, the H/V processor outputs a horizontal pulse signal of square
20 wave to the horizontal driver under the control of the microcomputer. As a result, the high voltage
21 charged on the horizontal deflection coil and S-correction capacitor is discharged to a ground voltage
22 terminal.

1 Thereafter, when the square wave pulse signal from the H/V processor is changed from high
2 to low in level, and the high voltage from the horizontal deflection coil and S-correction capacitor
3 is no longer discharged.

4 Then, the high voltage from the high voltage source is again transferred to the horizontal
5 deflection coil and S-correction capacitor. Hence, the above-mentioned operation is repeated.

6 Noticeably, the horizontal deflection coil is mounted to a neck portion of a display device
7 so that electron beams can be deflected to the left or right according to a direction of current flowing
8 through the coil.

9 The S-correction capacitor applies a parabola voltage to the horizontal deflection coil to
10 correct a linearity of center-to-left and right sides of a screen of the display device. The S-correction
11 capacitor also performs a DC interruption function for preventing DC current from flowing to the
12 horizontal deflection coil.

13 If the power supply to the display device is interrupted during the operation of the display
14 device, the H/V processor constant voltage circuit operates no longer due to interruption of the
15 voltage. As a result, the H/V processor operates no longer, as well.

16 As the H/V processor operates no longer, it outputs no pulse signal thereby causing the high
17 voltage charged on the horizontal deflection coil and S-correction capacitor not to be discharged.
18 As a result, a voltage of about +120 to 160 V remains.

19 Under the above condition, if the power supply to the display device is resumed, the H/V
20 processor constant voltage circuit is driven because of application of a voltage so as to operate the
21 H/V processor, a high voltage with a very high peak value (about +1.5 to 1.8KV) is instantaneously
22 generated. As a result, a surge current resulting from the instantaneous high voltage abruptly flows
23 through a discharge loop damaging a portion of the horizontal output circuit.

1 If the horizontal output circuit is damaged, no horizontal deflection is performed on the
2 screen of the display device, thereby causing a single line to be vertically drawn on the center of the
3 screen. As a result, the user cannot recognize the information displayed on the screen.

4 Further, the peripheral devices and circuits may successively be damaged due to a short-
5 circuit resulting from the damage in the horizontal output circuit.

6 SUMMARY OF THE INVENTION

7 Therefore, the present invention has been made in view of the above problems, and it is an
8 object of the present invention to provide a display device with a power interruption delay function,
9 in which a power interruption delay charging circuit is provided to prevent a horizontal output
10 transistor from being damaged due to an instantaneous surge current generated when power supply
11 is resumed under the condition that a high voltage charged on a horizontal deflection coil and an S-
12 correction capacitor is not sufficiently discharged after power interruption.

13 In accordance with the present invention, the above and other objects can be accomplished
14 by a provision of a display device with a power interruption delay function, comprising a pulse width
15 modulation controller for generating a pulse width modulation signal under the control of a
16 microcomputer; a current amplifier for amplifying current in response to the pulse width modulation
17 signal from the pulse width modulation controller; an H/V processor for generating a square wave
18 pulse signal under the control of the microcomputer; a horizontal driver for generating a drive pulse
19 signal in response to the square wave pulse signal from the H/V processor; a horizontal deflection
20 coil for horizontally deflecting electron beams; an S-correction capacitor connected in series to the
21 horizontal deflection coil, for correcting a linearity of center-to-left and right sides of a screen; a
22 horizontal output circuit for charging and discharging energy on the horizontal deflection coil and
23 S-correction capacitor in response to an output signal from the current amplifier and the drive pulse

1 signal from the horizontal driver; an H/V processor constant voltage circuit for supplying a constant
2 voltage to the H/V processor; and power interruption delay charging means for gradually lowering
3 an input voltage to the H/V processor constant voltage circuit when power supply to the display
4 device is interrupted.

5 BRIEF DESCRIPTION OF THE DRAWINGS

6 A more complete appreciation of the present invention, and many of the attendant
7 advantages thereof, will become readily apparent as the same becomes better understood by
8 reference to the following detailed description when considered in conjunction with the
9 accompanying drawings in which like reference symbols indicate the same or similar components,
10 wherein:

11 Fig. 1 is a schematic block diagram illustrating the construction of a horizontal deflection
12 circuit of a display device;

13 Fig. 2 is a detailed circuit diagram of the horizontal deflection circuit of the display device
14 in Fig. 1;

15 Fig. 3 is a detailed circuit diagram illustrating the construction of a display device with a
16 power interruption delay function in accordance with the principles of the present invention;

17 Figs. 4a and 4b are waveform diagrams showing comparison between inputs to H/V
18 processor constant voltage circuits in Figs. 2 and 3; and

19 Figs. 5a and 5b are waveform diagrams showing comparison between outputs of H/V
20 processors in Figs. 2 and 3.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 is a schematic block diagram illustrating the construction of a horizontal deflection circuit of a display device. In this drawing, the reference numeral 110 designates a microcomputer, 120 designates a power supply circuit and 130 designates a horizontal deflection circuit.

The power supply circuit 120 is adapted to convert commercial alternating current (AC) input power into direct current (DC) power to supply desired voltages to the horizontal deflection circuit 130 and the microcomputer 110.

The microcomputer 110 is adapted to control the operations of the horizontal deflection circuit 130 and power supply circuit 120.

The horizontal deflection circuit 130 is adapted to horizontally deflect electron beams emitted from a cathode ray tube.

The horizontal deflection circuit 130 includes a pulse width modulation (PWM) controller 135 for generating a PWM signal under the control of the microcomputer 110, a current amplifier 136 for amplifying current in response to the PWM signal from the PWM controller 135, an H/V processor 132 for driving a horizontal driver 133 under the control of the microcomputer 110, an H/V processor constant voltage circuit 131 for supplying a constant voltage to the H/V processor 132 to drive it, and a horizontal output circuit 134 for supplying current to a horizontal deflection coil H-DY and an S-correction capacitor Cs in response to output signals from the current amplifier 136 and horizontal driver 133.

Fig. 2 is a detailed circuit diagram of the horizontal deflection circuit 130 of the display device in Fig. 1. As shown in this drawing, the current amplifier 136 includes a current amplification transformer T1 having primary and secondary coils, and a field effect transistor FET1 having its gate terminal connected to the secondary coil of the current amplification transformer T1.

1 The primary coil of the current amplification transformer T1 has its one side connected to an output
2 terminal of the PWM controller 135 through a capacitor and its other side connected to a ground
3 voltage terminal. The field effect transistor FET1 also has its drain terminal connected to a high
4 voltage source B+ and its source terminal connected in common to one side of the horizontal
5 deflection coil H-DY and a collector terminal of a horizontal output transistor TR in the horizontal
6 output circuit 134 through a pulse transformer PT. The other side of the horizontal deflection coil
7 H-DY is connected to one side of the S-correction capacitor Cs, the other side of which is connected
8 to the ground voltage terminal.

9 The H/V processor constant voltage circuit 131 has its input terminal connected to a voltage
10 source V1 and its output terminal connected in common to an input terminal of the H/V processor
11 132 and one side of a capacitor, the other side of which is connected to the ground voltage terminal.
12 The horizontal driver 133 includes a field effect transistor FET2 having its gate terminal connected
13 to an output terminal of the H/V processor 132 and its source terminal connected to the ground
14 voltage terminal, and a horizontal drive transformer T2 having primary and secondary coils. The
15 primary coil of the horizontal drive transformer T2 has its one side connected to a voltage source V2
16 through a resistor and its other side connected to a drain terminal of the field effect transistor FET2.
17 The secondary coil of the horizontal drive transformer T2 has its one side connected to a base
18 terminal of the horizontal output transistor TR in the horizontal output circuit 134, the emitter
19 terminal of which is connected to the ground voltage terminal, and its other side connected to the
20 ground voltage terminal.

21 The operation of the horizontal deflection circuit 130 of the display device with the above-
22 mentioned construction will hereinafter be described.

23 When the display device is powered on, the PWM controller 135 is operated under the
24 control of the microcomputer 110 to output the PWM signal to the current amplifier 136. In the

1 current amplifier 136, the current amplification transformer T1 is excited in response to the PWM
2 signal from the PWM controller 135 to drive the field effect transistor FET1 connected to the
3 secondary coil thereof. As the field effect transistor FET1 is driven, a high voltage from the high
4 voltage source B+ connected to the drain terminal of the transistor FET1 is transferred to the
5 horizontal deflection coil H-DY and S-correction capacitor Cs through the pulse transformer PT to
6 be charged thereon.

7 Under the above condition, the H/V processor 132 outputs a horizontal pulse signal of square
8 wave to the horizontal driver 133 under the control of the microcomputer 110. In the horizontal
9 driver 133, the field effect transistor FET2 is turned on when the square wave pulse signal from the
10 H/V processor 132 is high in level, to excite the horizontal drive transformer T2. As a result, a
11 voltage is induced in the secondary coil of the horizontal drive transformer T2, thereby causing the
12 horizontal output transistor TR in the horizontal output circuit 134 to be turned on. As the horizontal
13 output transistor TR is turned on, it discharges the high voltage charged on the horizontal deflection
14 coil H-DY and S-correction capacitor Cs to the ground voltage terminal therethrough.

15 Thereafter, when the square wave pulse signal from the H/V processor 132 is changed from
16 high to low in level, the field effect transistor FET2 and the horizontal output transistor TR are
17 successively turned off. As a result, the high voltage from the horizontal deflection coil H-DY and
18 S-correction capacitor Cs is no longer discharged.

19 Then, the high voltage from the high voltage source B+ is again transferred to the horizontal
20 deflection coil H-DY and S-correction capacitor Cs through the field effect transistor FET1 and
21 pulse transformer PT in the current amplifier 136 to be charged thereon. Hence, the above-
22 mentioned operation is repeated.

1 Noticeably, the horizontal deflection coil H-DY is mounted to a neck portion (not shown)
2 of the display device so that electron beams emitted from the cathode ray tube can be deflected to
3 the left or right according to a direction of current flowing through the coil H-DY.

4 The S-correction capacitor Cs applies a parabola voltage to the horizontal deflection coil H-
5 DY to correct a linearity of center-to-left and right sides of a screen of the display device. The S-
6 correction capacitor Cs also performs a DC interruption function for preventing DC current from
7 flowing to the horizontal deflection coil H-DY.

8 If the power supply to the display device is interrupted during the operation of the display
9 device, the H/V processor constant voltage circuit 131 operates no longer due to interruption of the
10 voltage V1 as shown in Fig. 4a. As a result, the H/V processor 132 operates no longer, as well.

11 As the H/V processor 132 no longer operates, it outputs no pulse signal as shown in Fig. 5a,
12 thereby causing the high voltage charged on the horizontal deflection coil H-DY and S-correction
13 capacitor Cs not to be discharged. As a result, a voltage of about +120 to 160V remains at a node
14 A of the collector terminal of the horizontal output transistor TR.

15 Under the above condition, if the power supply to the display device is resumed, the H/V
16 processor constant voltage circuit 131 is driven because of application of the voltage V1, so as to
17 operate the H/V processor 132. As a result, the horizontal output transistor TR is operated.

18 At this time, a high voltage with a very high peak value (about +1.5 to 1.8KV) is
19 instantaneously generated at the collector terminal of the horizontal output transistor TR. As a
20 result, a surge current resulting from the instantaneous high voltage abruptly flows through a
21 discharge loop including the horizontal output transistor TR, thereby causing the horizontal output
22 transistor TR to be damaged.

23 If the horizontal output transistor TR in the horizontal output circuit 134 is damaged, no
24 horizontal deflection is performed on the screen of the display device, thereby causing a single line

1 to be vertically drawn on the center of the screen. As a result, the user cannot recognize the
2 information displayed on the screen.

3 Further, the peripheral devices and circuits may successively be damaged due to a short-
4 circuit resulting from the damage in the horizontal output transistor TR.

5 Fig. 3 is a detailed circuit diagram illustrating the construction of a display device with a
6 power interruption delay function in accordance with the present invention. The construction of this
7 drawing is the same as that of Fig. 2, with the exception that a power interruption delay charging
8 circuit 370 is provided according to the present invention. Therefore, like reference numerals
9 designate like parts and a detailed description thereof will thus be omitted.

10 In the display device of Fig. 2, the voltage source V1 is connected directly to the input
11 terminal of the H/V processor constant voltage circuit 131. However, in the display device of Fig.
12 3, the voltage source V1 is connected to the input terminal of the H/V processor constant voltage
13 circuit 131 through the power interruption delay charging circuit 370.

14 The power interruption delay charging circuit 370 includes a reverse voltage prevention
15 diode D1 having its anode connected to the voltage source V1 and its cathode connected to the input
16 terminal of the H/V processor constant voltage circuit 131, and a polarity capacitor C1 having its
17 positive pole connected to a connection point of the cathode of the reverse voltage prevention diode
18 D1 and the input terminal of the H/V processor constant voltage circuit 131 and its negative pole
19 connected to the ground voltage terminal.

20 The operation of the display device with the above-mentioned construction in accordance
21 with the present invention will hereinafter be described in detail.

22 When the display device is powered on, the high voltage from the high voltage source B+
23 is charged on the horizontal deflection coil H-DY and S-correction capacitor Cs through the field
24 effect transistor FET1 and pulse transformer PT in the current amplifier 136 and then discharged

1 through the discharge loop including the horizontal output transistor TR in the horizontal output
2 circuit 134. Such charging and discharging operations are repeated as stated previously with
3 reference to Fig. 2.

4 If the power supply to the display device is interrupted during the operation of the display
5 device, the voltage supply to the H/V processor constant voltage circuit 131 is at once stopped in the
6 display device of Fig. 2, as shown in Fig. 4a. However, according to the present invention, a
7 voltage, charged on the polarity capacitor C1 during the power supply, is applied to the input
8 terminal of the H/V processor constant voltage circuit 131, as shown in Fig. 4b, while it is
9 discharged. As a result, the H/V processor constant voltage circuit 131 does not immediately stop
10 the voltage supply to the H/V processor 132.

11 Noticeably, the reverse voltage prevention diode D1 is connected in series between the
12 voltage source V1 and the H/V processor constant voltage circuit 131 to protect the power supply
13 circuit by allowing the voltage charged on the polarity capacitor C1 not to be discharged to the
14 voltage source V1 at the power interruption state.

15 Because the voltage charged on the polarity capacitor C1 is continuously applied to the H/V
16 processor constant voltage circuit 131 until it is completely discharged, the voltage supply to the H/V
17 processor 132 is not interrupted immediately. Therefore, the H/V processor 132 outputs the
18 horizontal pulse signal continuously for a predetermined time period, as shown in Fig. 5b.

19 The continuous pulse output time of the H/V processor 132 is determined according to a
20 discharge time of the polarity capacitor C1. As a result, the continuous pulse output time of the H/V
21 processor 132 can be varied by adjusting the discharge time of the polarity capacitor C1.

22 While the output pulse from the H/V processor 132 maintains such a high voltage level as
23 to continuously drive the field effect transistor FET2 in the horizontal driver 133, the horizontal
24 drive transformer T2 continues to be excited to induce a voltage in its secondary coil, thereby

1 causing the horizontal output transistor TR in the horizontal output circuit 134 to remain at its driven
2 state. Hence, the high voltage charged on the horizontal deflection coil H-DY and S-correction
3 capacitor Cs can be sufficiently discharged. Namely, the discharge time of the high voltage charged
4 on the horizontal deflection coil H-DY and S-correction capacitor Cs is sufficient.

5 As apparent from the above description, according to the present invention, the power
6 interruption delay charging circuit is provided at the input terminal of the H/V processor constant
7 voltage circuit in the display device. The power interruption delay charging circuit can prevent the
8 horizontal output transistor from being damaged due to an instantaneous surge current when power
9 supply is resumed after power interruption. Further, the power interruption delay charging circuit
10 can prevent the peripheral devices and circuits from being successively damaged due to damage in
11 the horizontal output transistor.

12 Although the preferred embodiments of the present invention have been disclosed for
13 illustrative purposes, those skilled in the art will appreciate that various modifications, additions and
14 substitutions are possible, without departing from the scope and spirit of the invention as disclosed
15 in the accompanying claims.

WHAT IS CLAIMED IS:

1 1. A display device with a power interruption delay function, comprising:
2 a pulse width modulation controller for generating a pulse width modulation signal under the
3 control of a microcomputer;
4 a current amplifier for amplifying current in response to the pulse width modulation signal
5 from said pulse width modulation controller;
6 a horizontal/vertical processor for generating a square wave pulse signal under the control
7 of said microcomputer;
8 a horizontal driver for generating a drive pulse signal in response to the square wave pulse
9 signal from said horizontal/vertical processor;
10 a horizontal deflection coil for horizontally deflecting electron beams generated in said
11 display device;
12 a S-correction capacitor connected in series between said horizontal deflection coil and a
13 ground terminal, for correcting a linearity of center-to-left and right sides of a screen;
14 a horizontal output circuit for charging and discharging energy on said horizontal deflection
15 coil and said S-correction capacitor in response to an output signal from said current amplifier and
16 said drive pulse signal from said horizontal driver;
17 a horizontal/vertical processor constant voltage circuit for supplying a constant voltage to
18 said horizontal/vertical processor in response to an input voltage; and
19 power interruption delay charging means for gradually lowering said input voltage to said
20 horizontal/vertical processor constant voltage circuit when power supplied to said display device is
21 interrupted.

1 2. The display device as set forth in claim 1, wherein said power interruption delay
2 charging means includes:

3 a polarity capacitor for performing a charging operation when power is supplied to said
4 display device and a discharging operation when the power supplied to said display device is
5 interrupted; and

6 a diode connected to said polarity capacitor, for preventing a voltage charged on said polarity
7 capacitor from being discharged to a power supply circuit when the power supplied to the display
8 device is interrupted.

1 3. A display device with a power interruption delay function, comprising:

2 a power supply circuit for converting a received commercial alternating current power into
3 a direct current input voltage;

4 a horizontal deflection circuit under the control of a microcomputer, receiving said direct
5 current input voltage, for horizontally deflecting electron beams generated in said display device;
6 and

7 power interruption delay charging means for gradually lowering said direct current input
8 voltage received by said horizontal deflection circuit when said alternating current power supplied
9 to said power supply circuit is interrupted, said power interruption delay charging means comprising:

10 a polarity capacitor for performing a charging operation when said alternating
11 current power is supplied and a discharging operation when said alternating current
12 power is interrupted; and

13 a diode connected to said polarity capacitor, for preventing a voltage charged
14 on said polarity capacitor from being discharged to said power supply circuit when
15 said alternating current power is interrupted.

1 4. The display device as set forth in claim 3, wherein said horizontal deflection circuit
2 comprises:
3 a pulse width modulation controller for generating a pulse width modulation signal under the
4 control of said microcomputer;
5 a current amplifier for amplifying current in response to said pulse width modulation signal
6 generated by said pulse width modulation controller;
7 a horizontal/vertical processor for generating a square wave pulse signal under the control
8 of said microcomputer;
9 a horizontal driver for generating a drive pulse signal in response to the square wave pulse
10 signal from said horizontal/vertical processor;
11 a horizontal deflection coil for horizontally deflecting said electron beams;
12 a S-correction capacitor connected in series between said horizontal deflection coil and a
13 ground terminal, for correcting a linearity of center-to-left and right sides of a screen;
14 a horizontal output circuit for charging and discharging energy on said horizontal deflection
15 coil and said S-correction capacitor in response to an output signal from said current amplifier and
16 said drive pulse signal from said horizontal driver; and
17 a horizontal/vertical processor constant voltage circuit for supplying a constant voltage to
18 said horizontal/vertical processor in response to said direct current input voltage, said direct current
19 input voltage being received through said power interruption delay charging means.

1 5. The display device as set forth in claim 4, wherein said current amplifier comprises:
2 a current amplification transformer having a primary coil and a secondary coil;

3 a field effect transistor having its gate terminal connected to one terminal of said secondary
4 coil;

5 one terminal of said primary coil being connected to an output terminal of said pulse width
6 modulation controller through a capacitor and another terminal of said primary coil being connected
7 to said ground terminal;

8 said field effect transistor having a drain terminal connected to a high voltage source and a
9 source terminal connected in common to a second terminal of said secondary coil and one side of
10 a pulse transformer;

11 said pulse transformer having a second side connected to one side of said horizontal
12 deflection coil;

13 a first diode connected between said source terminal and said drain terminal; and

14 a second diode connected between said second terminal of said secondary coil and said
15 ground terminal.

1 6. The display device as set forth in claim 5, wherein said horizontal output circuit
2 comprises a horizontal output transistor having a collector terminal connected in common to said
3 second side of said pulse transformer and said one side of said horizontal deflection coil, an emitter
4 terminal connected to said S-correction capacitor and said ground terminal, and a base terminal
5 connected to an output terminal of said horizontal driver for receiving said drive pulse signal.

1 7. The display device as set forth in claim 6, wherein said horizontal driver comprises:
2 a second field effect transistor having a gate terminal connected to receive said square wave
3 pulse signal from said horizontal/vertical processor, a source terminal connected to said ground
4 terminal, and a drain terminal;

5 a horizontal drive transformer having a primary coil and a secondary coil, said primary coil
6 having one terminal connected to a voltage source through a resistor and a second terminal
7 connected to said drain terminal of said second field effect transistor; and

8 said secondary coil of said horizontal drive transformer having one side connected to said
9 base terminal of said horizontal output transistor and a second side connected to said ground
10 terminal.

ABSTRACT OF THE DISCLOSURE

1
2 A display device with a power interruption delay function, comprising a power interruption
3 delay charging circuit for gradually lowering an input voltage to an horizontal/vertical processor
4 constant voltage circuit when power supply to the display device is interrupted. According to the
5 present invention, when power supply is resumed under the condition that a high voltage charged
6 on a horizontal deflection coil and an S-correction capacitor is not sufficiently discharged after
7 power interruption, the power interruption delay charging circuit can prevent a horizontal output
8 transistor from being damaged due to an instantaneous surge current resulting from the high voltage
9 being not discharged.

FIG. 1




FIG. 3




FIG. 4A





FIG. 4B



↑
INTERRUPTION TIME POINT
OF POWER SUPPLY TO
DISPLAY DEVICE

FIG. 5A





FIG. 5B



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Geun-Woo PARK

Serial No.: *To be assigned*

Examiner: *To be assigned*

Filed: 2 September 1997

Art Unit: *To be assigned*

For: DISPLAY DEVICE WITH POWER INTERRUPTION DELAY FUNCTION


TRANSMITTAL OF DECLARATION

The Assistant Commissioner
for Patents
Washington, DC 20231

Sir:

This transmittal accompanies an original Declaration for the above-referenced application.

Respectfully submitted,


Robert E. Bushnell,
Attorney for the Applicant
Registration No.: 27,774

Suite 425, 1511 "K" Street, N.W.
Washington, D.C. 20005
(202) 638-5740

Folio: P54766
Date: 09/02/97
I.D.: REB/kt

PTO/SB/01 (6/95)

DECLARATION

Docket No. P54766

AS A BELOW NAMED INVENTOR, I hereby declare that:

My residence, post office address and citizenship are as stated next to my name.

I believe that I am the original, first and sole (if only one name is listed below), or an original, first and joint inventor (if plural names are listed below), of the subject matter which is claimed and for which a patent is sought on the invention entitled:

TITLE: **DISPLAY DEVICE WITH POWER INTERRUPTION DELAY FUNCTION**

the specification of which either is attached hereto or otherwise accompanies this Declaration, or:

☐ was filed in the U.S. Patent & Trademark Office on _____ and assigned Serial No. _____☐ and (if applicable) was amended on _____

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability and to the examination of this application in accordance with Title 37 of the Code of Federal Regulations §1.56. I hereby claim foreign priority benefits under Title 35, U.S. Code §119(a)-(d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, or §119(e) of any United States provisional application(s), listed below and have also identified below any foreign applications for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

37143/1996	KOREA	30 August 1996
(Application Number)	(Country)	(Day/Month/Year filed)

Priority Claimed:
Yes [X] No []

_____	_____	_____
(Application Number)	(Country)	(Day/Month/Year filed)

Yes [] No []

_____	_____	_____
(Application Number)	(Country)	(Day/Month/Year filed)

Yes [] No []

I hereby claim the benefit under Title 35, U.S. Code, §120, of any United States application(s), or §365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application(s) in the manner provided by the first paragraph of Title 35, U.S. Code, §112, I acknowledge the duty to disclose information material to patentability as defined in Title 37, The Code of Federal Regulations, §1.56(a) which became available between the filing date of the prior application and the national or PCT International filing date of this application:

_____	_____	_____
(Application Serial No.)	(Filing Date)	(STATUS: patented, pending, abandoned)

_____	_____	_____
(Application Serial No.)	(Filing Date)	(STATUS: patented, pending, abandoned)

I hereby revoke all previously granted powers of attorney and appoint the following attorneys: Robert E. Bushnell, Reg. No. 27,774, and Michael D. Parker, Reg. No. 34,973, to prosecute this application and to transact all business in the U.S. Patent & Trademark Office connected therewith and with any divisional, continuation, continuation-in-part, reissue or re-examination application, with full power of appointment and with full power to substitute an associate attorney or agent, and to receive all patents which may issue thereon, and request that all correspondence be addressed to:

Robert E. Bushnell,
Attorney-at-Law
Suite 425, 1511 "K" Street, N.W.
Washington, D.C. 20005-1401

Payor No. 008439
Area Code: 202-638-5740

I HEREBY DECLARE that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 U.S. Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF FIRST OR SOLE INVENTOR: GEUN-WOO PARKCitizenship: KOREAInventor's signature: Geun Woo Park
Residence & Post Office Address: 472-21 Woomani-dong, Paldal-gu, Suwon-city, Kyungki-do, KoreaDate: August 30, 1997

FULL NAME OF SECOND JOINT INVENTOR: _____

Citizenship: _____

Inventor's signature: _____
Residence & Post Office Address: _____

Date: _____

FULL NAME OF THIRD JOINT INVENTOR: _____

Citizenship: _____

Inventor's signature: _____
Residence & Post Office Address: _____

Date: _____

FULL NAME OF FOURTH JOINT INVENTOR: _____

Citizenship: _____

Inventor's signature: _____

Date: _____